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have been used to 
fully differential 
studied the DC 
Emitter-Coupled 
Logic (ECL) gates. Differential operation was chosen 
because of its inherent immunity to noise. The analysis 
resulted in equations that predict the DC noise margin 
of differential gates based on the magnitude of the 
,, logic voltage swing and maximum logic swing to avoid 
saturation. The results of the analysis were confirmed 
by computer simulation for a logic swing of 340 mV, 
which yielded a DC noise margin of approximately 115 mV. 
A family of ECL gates was then developed. The gates are 
fully differential and have 3 levels of logic. The 
family provides 19 different functions with a set of 53 
gates. All 19 functions are realized in gates that have 
a maximum operating frequency of 50 MHz over an ambient 
temperature range of o to 80 degrees Celsius and over 
all process corners= A subset of the functions were 
designed in gates that operate at 100 MHz under the same 
conditions. Computer simulations showed the best case 
power delay product of a 2-input AND gate to be 1.6 pJ. 
1 
/ 
All of the gates have been laid out on a high 
performance, junction isolated, complementary Bipolar 
process known as CBIC-U. The simulations were performed 
on files that included the parasitic layout 
capacitances. The logic gates were developed • 1n 
conjunction with analog cells for use in a high-
performance data separator for hard disk drives. A 
computer analysis of a Coincidence Phase Detector shows 
that the logic gates can be used in the most critical 









Circuits used in Hard Disk Drive electronics and other 
leading edge applications need to be fast, have analog 
and digital functions on the same die and need to work 
in a noisy environment. A further constraint is power. 
The industry trend is to pack more functions into the 
same package; therefore, each function needs to consume 
as little power as possible. ...,: 
The speed requirements for the hard disk application, 96 
MHz, eliminated CMOS as a potential process. A bipolar 
process provides the speed and also allows the 
integration of analog and digital cells. High speed 
gates can be achieved with a bipolar process because 
Emitter-Coupled logic (ECL) is one of the fastest forms 
of logic. 
The challenge of a noisy environment is best met by 
using the logic in a fully differential manner [ 1] • 
Single-ended emitter-coupled logic has one side of the 
emitter-coupled • pair tied to a reference voltage. 
Differential logic does not compare the input signal to 
a reference voltage; instead, both sides of the emitter-
coupled pair are differentially driven by the output of 
the preceding gate. Differential signals are inherently 
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is perceived by the circuit as a common-mode signal and 
is rejected. 
The area required for the differential gates and routing 
is approximately 20% greater_than a single-ended system 
[1], but immunity to noise and high speed are the 
primary objective and the price must be paid. 
The power-delay product of a differential ECL gate is 
smaller than that of an equivalent single-ended gate 
\_ because the voltage swing is smaller. The differential 
gate I requires less power and time to charge and 
discharge the parasitic capacitances. The power needed 
by a gate could be further reduced by using Current Mode 
Logic (CML) [12]. A CML gate is just an ECL gate without 
the emitter-followers. However, CML saturates the 
transistors during part of the logic swing. Since the 
operation of the Bipolar transistor in the saturation 
region on the target process is not well characterized 
and since ECL does not saturate any transistors, ECL was 
chosen for the application in spite of the power saving 
offered by CML. 
In this thesis, the fundamental equations governing the 
DC characteristics of differential ECL gates will be 





equations and verified through simulations. The logic 
family will be described and its switching 
characteristics discussed. Some applications circuits in 
the hard disk area will then be illustrated. Even though 
. 
the logic family has not been fabricated, the target 
process is a High-Perfotmance, Complementary Bipolar 
process known as CBIC-U, which is manufactured by AT&T. 
2.0 BASIC DESIGN ANALYSIS 
The equations that describe the BJT will be used to 
investigate the DC characteristics of the gates. The 
transient characteristics are studied through computer-
aided simulations. The DC properties of , interest are 
noise margin, maximum voltage swing, generating logic 
levels, series gating and voltage drops in the supply 
lines due to line resistance. 
2.1 NOISE MARGIN 
.1 
' 
Noise margin is the first property to be inve~tigated. 
' 
The object of the design is to keep the voltage swing 
across the load resistors as small as possible. The 
smaller the swing, the faster the parasitic capacitors 
are charged and discharged. Therefore, the swing should 
be small while maintaining a healthy noise margin. 
5 
Some commercial single-ended ECL families guarantee 
worse case • • noise margins of 115 mv from -30 to '85 
degrees Celsius [ 2] . This application requires a high 
degree of noise immunity. The differential nature should 
inherently provide more noise immunity than a single-
ended design. All signals will consist of 2 wires; the 
signal and its complement. It j,k; assumed that all signal 
pairs run side, by side and are therefore in the same 
environment. When noise is present, it will be coupled 
equally into both signals and will be rejected by the 
~ 
emitter-coupled pair as a common-mode signal. Therefore, 
because of the differential design, noise is seen by a 
gate as a common-mode signal and is suppressed. 
The effects of • noise are layout dependent. Simulating 
noise is difficult. For this logic family, it is assumed 
that the DC noise margin should match what has been done 
rpreviously in single-ended logic and that the 
differential nature will make it superior to single-
ended logic. Empirical data would be required to prove 
or disprove the above premise. Based on the above, a 
noise margin of 115 mv was made the design objective. 
'.,/" 
A general description of noise margin will be given, 
then the equations of a simple emitter-coupled pair .will 
be developed for analysis. 
6 
- . 
2.1.1 GENERAL DEFINITION 
The definition of noise margin, for restorative logic, 
can be found in most books on digital design ( 3] [ 4]. 
The equations describing noise margin are: 
Where: 
NMH = VoH - VrH 
NML = VIL - VoL 
,, 
I 
NMH noise margin of the high logic state. 
NML noise margin of the low logic state. 
VoH highest voltage level out of the gate. 
v0 L lowest voltage level out of the gate. 
VrH high level input where the absolute value 
of the gain is 1. 
VIL low level input where the absolute value 
of the gain is 1. 
The definitions of v 08 , v 0L, VrH and VIL are best 
~ 
understood by referring to Figures 1, 2 and 3. 
Figure 1 displays the transfer characteristic of an 
.inverting gate. v0H is the maximum high and v0 L is the ~ 
• • minimum low voltage output levels. VrL and VrH are the 
input voltages at which the absolute value of the gain 
7 
of the gate • 1S unity • The gain of a gate • 1S the 
derivative of its transfer function and is written as: 
G = 
-'· The unity gain pofnts can be seen directly on the 
transfer function or a plot of the derivative can be 
made to detezmine VIL and VIH· 
Any input voltage less than VIL is considered a low 
logic level. An input voltage greater than VrH I lS 
interpreted as a high logic level. If the input voltage 
is greater than VIL and less than VIH the output of the 
gate is in an indeter1ninate state: it is neither high 
nor low. A summary of the input ranges follows: 
VoL 
VIH 
Input Voltage Logic output Voltage 
Level 
<= VIN <= 
<= VIN <= 
Level 
VtL Low >= 
VoH high <= 












CV Oll CVQHl 
Inverting Transfer Characteristic 
Figure 1 
' 
The noise margin is defined as the difference between 
low voltage levels and high voltage levels. The VIN axis 
of Figure 1 shows that the input voltage can vary 
between VoL and VIL and the output of the gate will be 
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. . ~ . . A string of i,nverting gates is shown in Figure 2. If the 
' 
.. 
input voltage, v1N, is greater than or equal to v1H, the 
output voltage of gate 1 is guaranteed to be equal to or 
less than VIL· Therefore, the input to gate 2 • 1S 
guaranteed to see a low voltage which will cause node b 







c:: V IL 
Node d 
If an AC or DC noise source were attached to node a, its·. 
voltage level could be forced anywhere between VoL and 
VIL without affecting the gate 2 output level. 
Furthermore, none of the gates following gate 2 would be 
affected. The noise margin quantifies the boundary in 
which a voltage can vary without causing a logic error. 
The transfer characteristic of Figure 3 represents an 
ideal gate. Note that the slope of the line in the 
10 
-., .. ., ,. ,• , ...... 
. 
• 
' ... " .... ,.,,- ·., ~1 . '~.' • · ..•. 
1J1"1, 
,, 
transition region is infinite, which means the gain of 
the gate is infinite. The noise margins are as large as 
possible because the transition region approaches zero. 










2.1.2 APPLICATION TO FULLY DIFFERENTIAL ECL 
It • 1S study the equations of the important to 
differential pair to comprehend its first order 
behavior. The equations are used to predict the noise. 
11 
,· 
margin. A complete DC analysis of single-ended CML has 
been done [ 5] • The analysis of differential ECL is 
similar with • minor adjustments to account for the 
emitter-followers and the differential operation. The 
~ 
equations used are those that describe the emitter-














Emitter-Coup led Pair 
Figure 4 
12 
The following equations will be used for the analy 
It= I1 + I2 (1) 
(2) 
Vsm = ItR (3) 
(4) 
The value Vsm is a constant. It represents the maximum 
voltage drop that can occur across the resistor R. It 
will be shown in the following equations that the output 
voltage is some fractional quantity of Vsm Ranging from 
o to 1. 
The equation for the current through a transistor 








Where I 5 is the saturation current and Vt is kT/q. The 
voltage VBEl is the base-emitter voltage of an active 
device and is in the range of o. 7 V. Therefore, the 







e > 1 
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· 'Using equations 5a and 5b and substituting in equation 2 






















Performing algebra on equations 6a, 6b and 1 yields the 























:= e + 1 
(7b) 
The equations describing the voltages v11 and v12 are: 
L 
V11 = Vsp - I2R 
V12 = V5p - I1R 
(Sa) 
(Sb) 
Equations 3 and a yield equations that relate the output 
voltage to the voltage swing across the load resistor 
i 
~~ 





·- V . - ·V 
11 sp I sm (9a) 
t 
I 
1 (9b) V ·- V ·V . -
12 sp I sm 
t 
The equations 9a and 9b can be combined with 7a and 7b 
to get the final form of the voltages across the load 
16 
I 
resistors. It is expressed in terms of VsM, VrN and Vt. 
' 
V := V - V · 
11 sp sm 
l 
V := V - V · 



















An alternate form of v12 is given below. It simply 













e + 1 
(11) 
• 
-. . "·l,N', 11'• ,,. ,: ... ,'r,'•f,'"'. 'ii·.~ >, ··•.;::,': ,.-c/" 1 ~-~ \" , •• •~' •,:I\ ·., ' '• ·\' , , • • • • 
. . . 
t .• 
• 
A"' useful form of VoUT can be derived by substituting 
equations lOa and 11 in equation 4. The resulting 
equation, shown below, represents the differential 
output voltage. It should not be used in the single-












The range for VIN in equation 12 
-v 
sm 








which represent the full differential input voltage. 
The input yoltage for single-ended logic ranges from o 
to V sm. Transfer characteristics for both cases are 
shown in Section 2.1.3. 
18 
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,., 
The differential gain can be ·found in two ways. The most 
obvious way would be to differentiate equation 12 with 
respect to VIN and set it equal to 1. It will be noted 
that the differential of equation 12 is simp.ly double 
the differentiated result of equation lOa. It is easy.to 
see that the gain of the differential gate is twice that 
of the single-ended one. 
The second method for finding VrH and VIL is to double 
the voltage swing, VsM, of the single-ended equations. 











































The .. definitions of VrL and VrH are ... the input voltages 
\ 
that cause the gain to go to unity. The equations 14a 
and 14b have been previously derived for a single-ended 
system [5]. As stated, they can be modified to find VoH 
and VoL for a differential gata~by multiplying VsM by 2 
and equating 14a to 1 and 14b to -1 and solving for VrN· 
When compared to a single-ended family, the differential 
gates have twice as much gain and noise margin for a 
• given VsM· 
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For G12 = -1: 
2·V 
sm 







the - emitter-coupled 
(15b) 
• l.S 
symmetrical. The value of VIN from equation 15a 
represents VIH and the negative is VIL· The same applies 
to equation 15b. 
The equations 12, 15a and 15b are the modifications to 
the single-ended case required to calculate the noise 
margin. Equation 12 gives the value of v0 L and v0H when 
VIN is equal to -VsM and +VsM respectively. Equation 15a 
provides VIH and VIL· Tables of noise margins for a 
• given VsM follow. 
The values in Tables 2a, 2b and 2c are for Vt= 20.1 
mv, 25 mv and 33.9 mv respectively, which corresponds to 
• 
-40, 16.9 and 120 degrees Celsius. All numbers are 
























-400.0 73 .-0 



























































VoL VIH VIL 
-149.3 65.2 -6502 
-
-169.6 70.6 -70.6 
-199.9 77.4 -77.4 
-250.0 86.3 -86.3 
-300.0 93.4 -93.4 
-
-400.0 104.2 -104.2 
Noise Margin (T = 120C) 
Table 2c 
- .. " 
. 
NMH NM . L .. 
81.2 81. 2~, 
97.1 97 -. J__ 
121.5 121. s~-, 
163.4 163. 4.,. 
206.6 206.6 
295.8 295.8 
The noise margin degrades as the temperature increases 
because Vt, and therefore, v 0H and VoL increase with 
temperature. To obtain a DC noise margin of 115 mV, at 
120 degrees, the voltage swing, VsM, will need to be 
approximately 190 mv. The accuracy of the above 
calculations will be checked for VsM = 170 mv. 
23 
. . . . . 
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. . . ... ' -·' .. . 
• 
2.1.3 SIMULATED DC NOISE MARGIN RESULTS 
The DC simulations were performed at 120 degrees on an 
emitter-coupled pair with VsM = 170 mv. The transfer 
characteristics of v11 and v12 are shown in Figure 5. 
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Figures 
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The unity gain points are distinguishable and it can be 
seen that v08 and v0 L will be Vgp and Vsp _ VsM 
respectively. The single ended gains G11 and G12 are 
shown in Figure 6. The intersection of the curves with 1 





















. . . . . . . . . . ' . . . . . . . . . . , 
• • • • • • • • • • • • • • • • • • • • • • 
• 
I I 
. . . . . . . . . . ' . . . . . . . . . . ' 
• • • • • • • • • • • • • • • • • • • • • 
I 
. . . . . . . . . . ' . . . . . . . . . . 
. . . . . . . . . . . . . . . . . . . 
. . . . . . . . . . ' 
. . . . . . . . . . 
-
. . . . . . . . . . 
. . . . . . . . . . 
. . . . . . . . . . 
. . . . . . . . . . 
. . . . . . . . . . 
. . . . . . . . . . , 
• • • • • • • 
I 
•• 
' : ; ...... , ... ; 
' 
• 
• • • • • • • • • 
I 
' . . . . . . . . . . 
. . . . . . . . . . . .. 
• 
I •.•....... , ......•... , 
• 
I I 
. . . . . . . . . . . . . . . . . . . . . . 
• 





• • • • • • • • 
........ ~ .•..•.... 






. . . . . . . . ~-
• 
• 























. ... , .. 
I 




























., .......... . 
•••••••••• 
• • . •.•.....• ,. ..... 
. . --
I --ea.• • • • • • rl" • •• • • • • • • • • • • 1 I 
I , 
I I 
•,•• ."' ...... ,. ......... . 
I 
I ~ I 
. .•....... ~ .....•••.. 
',I : 












··-····················· I I 
• • 
I 




. , • ••••••••• 
---
-0.15 o. 0.15 
DC Gain 
Figure 6 
The differential output voltage, VouT, • 1S the difference 
between and • I therefore, if • varies by VsM, 
the differential voltage will vary by 2 times The 
DC transfer characteristic of • 1S shown • 1n Figure 7 • 
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DC Differential output Voltage 
Figura 7 
differential the • gain emitter-coupled of 
• 
VouT 
• • pair l.S 
shown in Figure 8 • The plot of was obtained by 
differentiating the • Figure 7 waveform of • The same 
result could have been reached by subtracting from 
• Figure From and respectively 8 , are: 
63 mV -
- + 
63 mV -- -
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DC Differential Gain 
Figure a 
The simulated I noise • margins are: 
.. 
NMH 107 mV --
NML 107 mv --
The simulations were done • using a circuit 
called ADVICE which offers greater accuracy 
circuit simulators. The transistor models are 





• • given in 
" •• q· • ··: .,, • '~· ·•• ···.•. '• ..... ' .. · .. ;,:":i ·" ·• •.. ,. ',· ~i'' .,.···""{ , .. ·. ' .. ,.. ~ 
The simulations were performed at a temperature of 120 
degrees Celsius. The logic family is being designed for 
the ambient temperature range of o to so degrees 
Celsius. If the ambient is 80 degrees, the junction 
temperature is higher because of the thermal 
coefficient of the package. The junction temperature 
will depend on the package and on the power consumed by 
the circuit. 
It was assumed that the thermal coefficient would be 40 
degrees/watt, which • is average for a 44-pin PLCC 
package. It was also assumed that the largest circuit 
would consume 1 watt. Therefore, at an ambient 
temperature of so, the junction temperature would be 120 
degrees Celsius. 
For VsM = 170 mv at 120 degrees, Table 2c shows the 
expected • • noise margin as 97 mV, while the simulated 
noise margin is 107 mv. The calculated noise margins are. 
first order while the simulated noise margins account 
, ..... 
for higher order effects. The single data point taken 
shows the true noise margin to be slightly higher than 
' 
that of the calculations. The simulations show that VsM 
= 170 mv is almost sufficient to meet the DC noise goal 




2.2 MAXIMUM VOLTAGE SWING 
+ 
Logic functions implemented in a MOS process provide 
noise margins on the order of vol ts; depending on the 
supply voltage. In contrast, the noise margins in Tables 
2a, 2b and 2c are only hundreds of millivolts. The noise 
margin does increases as the voltage swing • increases; 
however, there is an upper limit on VsM· If VsM is too 
large, transistors will be driven into saturation and 
performance will deteriorate. The maximum VsM can be 
calculated by analyzing two emitter-coupled pairs with 
emitter followers as shown in Figure 9. 
2 
1 V12 
4 ._ __ ...,_ __ ... 






Assume that VINl is a logic high; therefore, the current 




V2 = Vgp 
V4 = Vgp - VBE 
v6 = Vgp - 2VaE (16) 
r 
Assume • 1S that VsM large that transistor B5 • 1S so 
saturated. In saturation, the collector-emitter voltage, 
VcE (SAT), of B5 is known and the voltage at node 6 .~can 
also be expressed as: 
node 6: (17) 
Equations 16 and 17 can be equated to find the maximum 
voltage swing that will saturate devices: 
VsM(MAX) = 2VBE - VcE(SAT) (18) 
Since v8E decreases with temperature and emitter 
current, v8 E should be measured at the highest 
I •·P 
temperature with the minimum amount of emitter current 
during normal ·operation. • maximum junction The 
temperature is 120 degrees Celsius. Measurements on a 
30 
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larger,·· but similar transistor showed v8E, under ~igh 
temperature', low current conditions, to be: 
VBE = 0.55 V 
/ 
If the transistor is driven into deep saturation, VcE is 
about 150 mv. However, as the transistor passes from the 
active mode to the saturated mode, it must pass through 
the quasisaturation • region [6]. The effects of the 
quasisaturation region are noticeable when the current 
through the transistor is many times higher than the 
current. A conservative design would try to 
minimize the effects of the quasisaturation region. This 
is accomplished by using a small VsM or by not using 
excessive current in the transistors. On the target 
technology, the quasisaturation • region started at 
approximately VcE = 820 mv. Using the above voltages, 
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The choice of VsM, from a DC vi,eWl)oint, depends only on 
the maximum allowed swing and the desired noise margin. 
The current levels, for the target, technology, are not 
above the peak FT current; hence, the quasisaturation 
region is not a consideration and VsM does not need to 
be limited to 280 mv. 
2. 3 LOGIC LEVELS 
.. 
-·· -·-.,' ;>"~·:..§~, :··' - ~~::_·_ ,l, .:: .. 
The simple emitter-coupled pair has been useful for 
analysis, but it is not very useful as a logic element. 
More complex logic functions require the stacking of 
emitter-coupled pairs; which is known as series gating 
[7] [l]. A 3-input AND gate is shown in Figure 10. There 
are 3 levels of emitter-coupled pairs. The first level 
emitter-coupled pair has the tags IX and IXN attached to 
the base inputs, the second level is labeled IY and IYN, 
while the third level is IZ and IZN. The letter 'N' at 
a signal name the end of 
complementary signal; thus 
complement of IX. 
signifies that 
the signal IXN 
• 1S a it 
I 
1S the 
The corresponding X, Y and z level outputs are shown as 
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must be separated by a wide enough margin to prevent 
devices from saturating. It will be shown that the logic 
levels need be separated by only a single v8E drop. 
The devices labeled B9, B10, B12 and B13 are diode 
connected and are biased with the same current; 
therefore, the logic levels are separated by 
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The magnitude of the diode drop changes with 
temperature. At room temperature v8E = o. 7 V while at 
120 degrees Celsius, VBE = 0.55 V. It will be shown that 
the change does not affect the differential voltage 
applied across the emitter-co~pled pair which means that 
the magnitude of the output voltage is independent of 
logic level separation variations. However, if the 
voltage between the logic levels gets too small, 
transistors could be forced into saturation. The 
circuit of Figure 11 is used to analyze v8E variations 












If VINl is set to a logic high, the drop across R2 is 
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Since the diode drops are equal and their variation with 
temperature is matched, the equation becomes: 
VIN2 = --VouT (20) 
Therefore, temperature variations do not affect the 
magnitude of the differential voltage. Additional loop 
equations show that the low value of VBE at high 
temperature does not cause one level to saturate another 
level. If VINl, in Figure 11, is a logic '1 1 , the 
equation for the voltage at node 2 is: 
V2 = Vgp - VBEJ - VBE5 
V2 = Vgp - 2VBE 
The voltage at node 3 • 1s: 
V3 = Vgp - VBEJ - VBEll - VBE9 
V3 = Vgp - 3VBE 
The relationships between v2 and V3 are: 
V2 - V3 = VcE7 
V2 - V3 = VBE 
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·Therefore, if 
,. 
VBE <= VcE(SAT) 
then the voltage between the logic levels is too small 
and transistors are being saturated. For the target 
process the minimum VBE at high temperature is 550 mV; 
therefore, if the logic levels are separated by a single 
voltage drop there is no jeopardy of saturation. 
However, since the quasisaturation region begins at a 
higher voltage, the devices may operate in the 
quasisaturation region if the current levels were to be 
increased. 
2.4 SERIES GATING 
. ,1•\ 
., 
Series gating must be used to implement logic functions; 
however, a known problem caused by series gating is the 
degradation of v0H and v0L resulting in a decrease in 
the noise margins. It was mentioned that driving gates 
differentially compensates for the loss (5]. This paper 
develops the equations for an n level series-gated 
structure for differential and single-ended logic. This 
particular development has not been seen elsewhere. The 
analysis shows that the deleterious effects of series 
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The ratio between the currents in the transistors of an 
emitter-coupled • pair • in shown Figure are 
equation for the output voltage • is: 
VouT = (2Z - l)Rit 













I2 = C1-ZJit 
Where Z -<= 1 
12. The 
The formula for z is derived from equations 1 and 6b. 
1 
z ·-.






1 + e 
37 
n 
·~1,,-~ '(.-.. ; ,,_ '•.' ·, - ,• 
·The value of z ranges from o to 1 inclusive for both the 
single-ended and differenti.al logic. Equation 21 
describes a differential gate when VrN ranges from ~vsM 
to +VsM· The limits of VIN for a single-ended gate is-
VgMf'2 to +VsMJ'2. A series gating structure of n levels 
















Series Gating Current Ratios 
Figure 13 
. ·- ·~ -~ . 
The differential output voltage is: 





and the non-inverting single-ended output voltage • is: 
As n increases, the output voltage and therefore noise 
margins decrease. The deterioration of the noise margin 
is severe in the single-ended logic. The quantity 
(2Z - l)z(n - 1) 
for the differential case is shown in Table 4 and 
zn 
from the single-ended output voltage is shown in Table 5 
for different values of n . 
,' 
(2Z - 1) Z (n-l) 
I 
n=2 n=3 n=4 n=5 j VsM 1 ·· --n=l 
=====t============-======i====:::::::; 
150 0.9951 0.9779 0.9610 0.9398 
170 0.9978 0.9900 0.9823 0.9725 
200 0.9993 0.9970 0.9946 0.9916 
250 0.9999 0.9996 0.9993 0.9989 
300 1.0 0.9999 0.9999 0.9998 
. 
400 1.0 1.0 1.0 1.0 





















n=l n=2 n=3 n=4 n=5 
0.9526 0.7434 0.5541 0.3747 0.2299 
0.9677 0.8194 0.0721 0.5163 0.3714 
0.9820 0.8962 0.8035 0.6947 0.5792 
0.9933 0.9604 0.9225 0.8742 0.8174 
0.9975 0.9852 0.9707 o.~s11 0.9284 
0.9997 0.9980 0.9960 0.9933 0.9900 
Single-ended VouT for Series Gating 
Table 5 
I 
Based on the information of Table 4, if VsM = 170 mV and 
n = 3, the v0H and v0 L of the gate would be 3 mv lower 
and higher, respectively, than the values given in Table 
2b. Therefore, NMH and NML would decrease by 3 mv which 
is a 2. 7% change. With 5 levels of logic, the • noise 
margins are decreased by only 6.6 mV; a 6.2% change. The 
effects of series gating are minimal in a differential 
logic family. 
The effect on single-ended logic is more drastic. With 




by 55. 7 mv. The data of Table 5 shows. that VsM would 
have to be doubled to operate as well as the 
differential logic, which makes sense because 
differential operation is equivalent to doubling VsM 
without changing anything. 
The consequences of series gating have been mitigated by 
differential operation. Most single-ended logic families 
do not suffer from series gating problems because a 
large voltage swing is used. The other factor that 
limits the number of possible logic levels is the supply 
voltage. The • maximum number of logic levels • 1S 
detetmined by the magnitude of v8E, the voltage across 
the current source and the drop across the load 
resistors. Conservatively, if 1 volt is allocated for 
each logic level, the current supply transistor a~d the 
load resistor, the formula for the required power supply 
voltage would be: 
Vgp = n + 2 
l. 
Therefore, a logic gate powered by a 10 V supply, could 
conservatively have a maximum of 8 logic levels. The 
family under consideration works with a 5 V supply and 
has a maximum of 3 levels·. 
41 
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2.5 IR DC NOISE 
The operation of the logic is also affected by the 
placement of the gates when developing larger circuit 
blocks. Voltage (IR) drops in signal lines between gates 
due to the metal resistance is a source of DC noise. The 
circuit of Figure 14 can be used to determine the 
maximum allowable IR drop. The resistor VIR represents 
the resistance of the supply line. The maximum voltage 
drop across VrR will be calculated. Once the • maximum 
voltage drop and metal sheet resistance are known, the 
maximum allowable current through the supply line can be 
calculated. The analysis .is similar to the logic level 
analysis. 
Assume that VspJ is directly connected to the supply; 
therefore, Vgp1 is at a lower potential due to the 
voltage drop represented by VrR· The nodes 4 and 5 vary 
directly with v5p1 and represent the X logic level as 
shown in Figure 11. The input voltage v1N2 enters at the 
Y logic level. As Vgp1 decreases, the difference between 
























As previously shown when analyzing the logic levels in 
Section 2.3, the voltage difference between nodes 2 and 
3 must not be less than VcE(SAT)i which is about 150 mV. 
In Figure 14 'it can be seen that: 
and it was shown in Section 2.3 that 
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V1evell - V1evel2 = VBE 
To avoid saturating transistors, the following must be 
true: 
V1evell - V1eve12 - VrR >= VcE(SAT) 
Combining equations yields the 
signal line: 
• maximum 
VIR <= VBE - VcE(SAT) 
IR drop • in a 
Since the lowest value of VBE is 550 mV, the maximum 
' 
value of VrR is 400 mv. This constraint applies to all 
signal lines. The IR drop in any line cannot exceed VaE 
- VcE (SAT) or there will be danger of saturating a 
device. So, as cells are connected together, the signal 
lines must be made wide enough to ensure less than a 400 
mv drop from point to point. 
3.0 LOGIC FAMILY 
A 3-input AND gate from the logic family was introduced 
in Figure 10. The logic levels were explained where the 
X level is the highest logic level, Y the next and z the 
lowest logic level. The family consists of a subset of 
44 





unique cells while the remainder are derivatives of the 
, unique cells. For example, The 3-input AND gate required 
original layout. The 3-input NANO gate is a derivative 
of the 3-input AND gate. It is made by inverting the 
output signals of the 3-input AND gate. Since the logic 
is fully differential, inverting a signal is a simple as 
making ox become OXN, OY become OYN and oz become OZN 
and visa-versa. In other words, a simple label change on 





The cell nomenclature·is straight forward. The name AND3 
means a 3-input AND gate. A MUX2 stands for a 2:1 mux. 
The names for the Flip-Flops (FFs) are more cryptic. 
Each FF is given a 3 ·tetter name, ''Fab'', where the 
letters stand for: 
F = Flip Flop 
a = 1 positive edge t~iggered 
2 negative edge triggered 
, 
3 positive level triggered 
4 negative level triggered 
5 
6 
positive edge triggered, fixed D input 
negative edge triggered, fixed D input 
45 
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• 
7 positive level triggered, fixed D input 
8 negative level triggered, fixed D input 
b = A no preset or clear 
B preset 
C preset and clear 
D clear 
The logic family has been developed with two different 
current levels. The low power gates use 







microAmps. The different power levels enable the gates 
to work at 50 MHz and 100 MHz respectively over process 
variations and temperature. A gate that has higher 
current is denoted by appending an 'H' in the name. For 
example, the AND2H is a higher current 2-input AND gate. 
There is one case in which It was lowered to be 
approximately 100 microAmps. The gates are the DELlL and 
DELlLXY. The current was decreased so the gates would 
provide more of a delay. 
Generally, each gate provides all three output levels, 
X, Y and z. However, in some cases, area was saved by 
providing only the X and Y or only the X level outputs. 




delay gate that provides the 3 output levels, whereas, 
the DELlXY provides only the X and Y outputs. The DELlX 
would be a delay gate that had only the X output level. 
3.2 GATES DEVELOPED 
I 
I 
The • unique were cells those that required original 
layout. All other gates are a derivative of a unique 
cell. They were obtained by complementing input or 
output signals or by simple resistor value changes to 
allow higher currents. The 
following: 
AND2: 2-input AND gate 
AND3: 3-input AND gate 
DELl: Delay gate 










are. the • unique cells 
XOR2: XOR gate 
MUX2: 2:1 multiplexer 




The derivative cells are the 'H' version of most of the 




















Counting all of the unique cells and their derivatives, 
the library of logic gates consists of 53 cells. 
Schematics and data sheets for most of the above gates 
are located in Appendix 1. 
3.3 DESCRIPTION OF OPERATION 
The logic family was designed to have a nominal voltage 
swing, VsM, of 170 mV. The differential voltage swing is 
340 mV. Therefore, the noise margin, as determined by 
simulations is 107 mV at 120 degrees Celsius. Other 
differential designs have a logic swing that ranges from 
230 to 500 mV [1] (8] [9] [10] (11], but it is not 
always clear if VSM or the differential voltage swing 
was cited. The logic swing of this design seems 
comparable. 
The logic is designed to have a constant voltage swing 
over temperature and process variations. The bias 
circuitry will be described followed by an explanation 




3.3.1 · CURRENT BIAS CIRCUIT 
• 
An emitter-coupled pair with its associated transistor 
current source is shown in F~gure 15. The transistor B3 
operates as a current source. The bias voltage Vb sets 
the magnitude of It· The node Vb is part of a current 
mirror also shown in Figure 15. The current It can be 
mirrored in to more than one logic gate. The current 
mirror will not be shown in subsequent discussion of the 
gates. The manner in which It is generated affects the 
e I 
noise margin. 
The voltage swing of a gate is developed across R1 and 
R2. as shown in Figure 15. The resistor variation with 
process can be as much as +/- 20%; furthermore, the 
resistors also have a positive temperature coefficient. 
If the current, It, in the gate were held constant 
regardless of temperature or process variations, the 
voltage swing would vary at least+/- 20% as the value 
of the resistors changed. A variable voltage swing would 
result • in • is an a variable noise margin which 
undesirable situation. Furthermore, the transient 
characteristics of the gate would· be negatively 
affected; therefore, the voltage swing is held constant 
by varying the current, It, appropriately. 
49 
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The circuit concept for varying the current is shown in 
Figure 16. The basic concept is to hold the voltage 
across a resistor constant over temperature and process. 
The current flowing through the resistor will be 
proportional to the variations in the value of the 
resistor and can be used to maintain a constant voltage 
swing in the gates. In Figure 16, VREF is the 
independent voltage. It is fixed across the resistor by 
the transistors Bl and B2. The resulting proportional 
current is mirrored, as shown in Figure 15, into the 
logic gates so that they have a constant voltage swing. 
The actual design uses a BandGap Reference Generator 
[15] to produce the independent voltage VREF· 
3.3.2 AND2 GATE 
The AND2 gate is shown in Figure 17. If the IX and IXN 
inputs are a logic 'l', meaning IX - IXN = +170 mV, and 
the IY and IYN inputs are also a logic 'l', the current 
will be steered through R1 , Bl and BJ. The voltage of 
· node 7 will be lower than the voltage of node 8; 
therefore, the output will be a logic 1 1•. If either of 
the inputs is a zero, the current is sent through R2, 
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The ·· layout of the AND2 gate is shown in Figure 18. The 
dimensions are 135 X 310 microns. The inputs enter at 
the bottom and the outputs leave at the top of the cell. 
The power supplies run horizontally through the cell and 
provide a continuous path for the supplies when cells 
are abutted. Routing channels form between rows of 
cells. The transistor has a_ single base stripe and its 
dimensions from the perimeter of the isolation is 51.5 X 
36 microns. Parasitic capacitance values were extracted 
.from the layout for simulation. 
Circuit simulations were performed to quantify the 
transient characteristics such as propagation delay, 
rise and fall times. The simulations were done with 
process information that represented actual 
manufacturing variations. There were 7 distinct cases 
that tracked the changes in transistors and resistors. A 
bandgap voltage reference was used to produce a varying 
,, 
current that would provide a constant voltage swing, 
VsM, over process and temperature variations. The 
results of simulation with a fan-out of 1 at 120 degrees 
Celsius are shown in Table 6. .complete data sheets for 






















Fall Propagation Power 
time delay (mW) (ns) (ns) 
3.35 1.61 1.82 
2.24 1.08 1.47 
-
1.19 0.67 2.36 
2.16 1.05 1.55 
1.75 0.91 1.46 
2.24 1.08 1.47 
1.54 0.79 2.24 














The FF is more complex. As shown in Figure 19, the FlC 
consists of a master and a slave latch with emitter 
followers and in the case of the slave, diodes for 
output levels. The latches are the same except for the 
polarity of the clock connection. Ideally, when the 
clock is low, the master pccepts data from the data line 
and the slave is latched. When the clock is high, the 
" 
master is latched and the slave accepts data from the 
master. Therefore, the master latch accepts data from 
the outs id~ world and passes it to the slave on the 
55 
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rising edge of the clock. The data out·put value, held by 
the ·slave, is updated only on the rising edge of the 
clock. 
The latches have a data input path and a feedback path. 
In the case of the master, the emitter-coupled pair 
formed by Bl and B2 is the data path. The transistors B5 
and B6 form the feedback path. The clock transistors, B7 
and B8 determine if the current flows in the data or the 
\ feedback transistors. When the clock is low, the data 
controls nodes 7 and 8 through the data transistors; the 
FF is in the flow through mode. When the clock goes 
high, the value of the data can change without affecting 
nodes 7 and 8 because the feedback latch transistors 
hold them fixed; the latch is in the latch mode. 
The slave operates in a similar manner except it is in 
the flow through mode when the clock is high and latched 
when it is low. Further, the slave receives its data 
from the master. The transistors B3, B4, B9 and B10 
asynchronously preset and clear the FF. The PSX and CLX 
lines are complements. If PSX is a logic 1 1 1 , the. FF is 
preset when the enable line, EZ, goes low. 
high, the FF is cleared. 
), 
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The transient characteristics of the FF were determined 
' 
through simulations over the 7 process cases. The 
IJ, 
results at 120 degrees Celsius are shown in Table 7. 
Data sheets of most of the gates are in Appendix,!. 
Case Propagation Power Power 




0 2.28 6.27 14.3 
-
1 1.58 5.05 8.0 
2 0.97 8.13 8.0 
3 1.54 5.36 8.3 
4 1.28 5.03 6.4 
" 5 1.53 5.05 7.7 
6 1.39 7.65 10.6 
FlC Simulation Summary 
Table 7 
4 .- 0 HARD DISK DATA SEPARATOR APPLICATION 
The fully differential ECL logic was developed to be 
used in noisy, high speed environments such as hard disk 
drive electronics. An example circuit would be the 
digital portion of a Dual Phase Detector, 48 MBit/s data 
separator. A block diagram of the data separator is 
illustrated in Figure 20. The Phase Lock Loop (PLL) 
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contains analog circuits such as the Voltage Controlled 
Oscillator (VCO) and ~he Charge Pump. The remainder of 
the PLL and the other circuit blocks are digital by 
nature. The differential gates were developed to 
implement the digital blocks._ The most critical sections 
are the phase detectors and the standardizer. The 
results from circuit simulations of the Coincident Phase 
Detector (CPD) are discussed here, to illustrate the 
application of the logic. T~e simulations were performed 
using the ADVICE circuit simulator. 
4.1 COINCIDENCE PHASE DETECTOR (CPD) 
The Coincident Phase Detector is used to measure phase 
and frequency differences between the Reference 
Oscillator (REFOSC) and the vco output signal which is 
called DSP [ 13] ( 14] • The CPD schematic is shown in 
Figure 21. The input signals, REFOSC and DSP go to the 
clock inputs on two F5DH FFs. The F5DH is a positive-
edge triggered FF that has its input tied to a logic 1; 
therefore, each rising edge of the input signals will 
0 cause the output signals, CPUP and CPDN, to go high. 
The FFs are reset by the OR2H and AND2H gates. · The 
reset signal, ROUT, goes high when CCST or CPUP and CPDN 
are logic 1 levels. Once the FFs have been reset, they 
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Data Separator Block Diagram 
Figure 20 
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Coincident Phase Detector Schematic 
Figure 21 
cpdnyn 
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The output signals CPUP and CPDN are called the pump-up 
and pump-down signals respectively. As mentioned above, 
when both output signals are high, the F5DH FFs are 
reset which in turn means that the output signals return 
to a logic o. Since both signals must be high to reset 
the FFs, it is guaranteed that the CPUP and CPDN signals 
will go low simultaneously- and hence the coincident 
nature of the phase detector; meaning the termination of 
the output signals is coincident. 
,. 
The relative widths of the pump-up and pump-down signals 
determine if the vco frequency will be increased (pumped 
up) or decreased (pumped down). As long as the input 
signals, REFOSC and DSP, are not in phase or frequency, 
the CPUP and CPDN outputs will have different widths. 
Correct operation of the CPD can be seen in Figure 22. 
As shown, there is a phase difference between the REFOSC 
and DSP signals. The REFOSC signal leads the DSP signal; 
therefore, the VCO must speed up to eliminate the phase 
difference. Note that the CPUP signal goes high when the 
REFOSC signal • 1S goes high while the CPDN pulse 
triggered by the DSP signal. Because of the phase 
difference, the CPUP signal goes high before the CPDN 
signal. The resulting CPUP pulse is wider than the CPDN 
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its speed until the CPUP and CPDN signals are equal in 
.. 
" 
width. The coincident termination of the CPUP and CPDN 
signals can be seen in Figure 22. 
When necessary, the operati~n of the CPD can also be 
frozen so it will not respond to any input stimuli. The 
PLL utilizes two phase detectors. When switching between 
the Quadrature Phase Detector (QPD) and the Coincident 
Phase Detector (CPD), the operation of both phase 
detectors is suspended to eliminate the possibility of 
passing erroneous signals to the Charge Pump. The 
operation of the CPD is suspended by asserting the CCST 
input. When CCST is a logic 1, shown in Figure 21, the 
F5DH FFs are held in a reset condition and the output 
signals are held low. 
The CPD is used to lock the PLL to the REFOSC signal 
which has a maximum frequency of 96 MHz. Simulations 
were performed for a REFOSC frequency of 50 MHz at 120 ,. 
degrees Celsius on the slow and the fast process files. 
The two signals have the same frequency, but have phase 
differences of 162 and 18 degrees. A summary of the 
simulation results are listed in Table 8. The maximum 
speed of oper.ation of the CPD for each case is shown in 
Table 9. 
64 














Dif or Fail Figures 
(dg) 
162 Fail 23,24 
18 Pass 25,26,27 
-
162 Pass 28,29 
18 Pass 30,31,32 
-
CPD Pass/Fail Results 
Table 8 
• 
Process Phase • Maximum 
File Dif Operation 
(dg) (MHz) 
Slow 162 45.5 
Slow 18 - 66.7 
Fast 162 66.7 
Fast 18 125.0 




The simulations results on the slow file with 162 degree 









operate properly. The CPUP and CPDN signals respond 
properly to the first REFOSC and DSP signals; the pump-
up is wider than the pump-down pulse. The error occurs 
one the rising edge of the second REFOSC pulse. The CPUP 
signal should go high with the second REFOSC pulse, but 
it does not. CPDN goes high with the second DSP pulse 
and stays high until the third REFOSC pulse. The CPUP 
signal finally goes high with- the third REFOSC pulse and 
then both CPUP AND CPDN go low. As a result of the 
error, the second CPDN pulse is wider than the second 
CPUP pulse and therefore, the VCO is told to slow down 
instead of speeding up like it should. 
The source of the error can be seen in Figure 24. The 
ROUT signal drives the reset input of the F5DH FFs. The 
problem occurs because the reset is still active when 
• 
the rising edge of the second REFOSC pulse occurs. Since 
the reset is still a logic high, the FF does not detect 
the second REFOSC pulse. For proper operation, the 
propagation delays associated with ROUT must be reduced 
or the phase difference between REFOSC and DSP must kept 
small. 
Specifying that the CPD will work for a limited range of 
phase differences only limits its usefulness, but it 
does work correctly. When the phase difference • 1S 
66 
_, 
j), ,! -···=--·-· 
. ____ J ......... ,,_ ..... 
lowered to 18 degrees, the CPD will work on the slow 
process file. Correct operation of the CPD with an 18 
degree phase difference • 1S in Figure 25 • shown The 
close-up • view displays that correct in Figure 26 
operation is possible because the ROUT signal is able 
to reset CPUP and CPDN long before the next REFOSC pulse 
occurs. The ROUT signal is explicitly shown in Figure 
27. There are approximately :tJ ns between the fall of 
ROUT and the rising edge of the subsequent REFOSC 
signal. 
The circuit does not fail when the fast process file is 
used to simulate because the propagation delays are 
smaller than those of the slow file. Correct operation 
of the CPD with 162 phase difference is shown in Figure 
28. Note that there is a CPUP pulse corresponding to 
• • every rising edge of REFOSC. • 1S The ROUT signal 
explicitly shown in Figure 29a; it is low before REFOSC 
even begins to rise. The magnified view in Figure 29b 
shows that the ·ROUT signal is low 5 ns before the rising 
edge of REFOSC. Therefore, the period of REFOSC and DSP 
could be made 5 ns shorter giving the circuit a maximum 
operating frequency of 66.7 MHz. 
Since the CPD worked properly on the fast process file 
with a phase difference of 162 degrees, it seems 
67 
;. 
·reasonable that it should work with a phase difference 
of 18 degrees as shown in Figure 30. The close-up view 
found in Figure 31 shows that the time, td1 , between the 
resetting of CPUP and CPDN and the next REFOSC pulse is 
approximately 14ns which is a large percentage of the 
20ns cycle time. The ROUT signal is shown in Figure 32. 
The time, td2 · between the fall of ROUT and the next 
REFOSC pulse is about 12ns. If the cycle time were 
decreased until ROUT fell j~st before the REFOSC signal 
rose, the estimated maximum operating frequency with a 
phase difference of 18 degrees would be 125 MHz. 
The Figures 23 through 32 show that the CPD will work at 
96 MHz only on the fast file and with a maximum phase 
error of about 118 degrees (extrapolated from Figure 
32). In order to meet the data separator specification, 
The CPD circuit will have to operate at 96 MHz and be 
able to cope with a maximum phase error of approximately 
310 degrees. 
For correct operation the ROUT signal must not be 
asserted when subsequent REFOSC pulses occur. At 96 MHz, 
the REFOSC signal would have a rising edge every 10.4 
ns. If the maximum phase error is set at 311 degrees, 
the DSP pulse would occur 9 ns aft~r the REFOSC pulse. 
Therefore, there is only 1.4 ns between the rising edge 
68 
• 
of DSP and the rising edge of the subsequent REFOSC 
pulse. Correct operation requires that the ROUT signal 
be activated by the DSP rising edge and deactivated by 
resetting the FSDH FFs all in l.4ns. 
Figures 29 and 32 show that even when the fast file is 
used, it takes 7ns from the-rising edge of DSP to the 
point where ROUT is a logic l_ow. Making it all happen in 
l.~ ns is clearly impossible_ with the present gates. 
The fact that the logic gates are not fast enough for 
the CPD does not mean that its performance is not high 
enough for the rest of the data separator. The CPD is a 
special case where the logic is configured in such a way 
that a 100 MHz gate is not fast enough; however, 100 MHz 
is fast enough for the counters, decoders and other 
logic circuits. There are two approaches to making the 
CPD work properly. Either faster gates may be developed 
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(x 1 E-9) 
4.1.1 IMPROVEMENT VIA NEW ARCHITECTURE 
The data of Table 9 s~ows that the original CPD 
architecture operates correctly up to 45. 5 MHz on the 
slow file with a phase error of 162 degrees. If the AND2 
and OR2 gates shown in Figure 21 are combined, the 
original architecture operates at 48 MHz. The REFOSC and 
DSP signals operate at a maximum frequency of 96 MHz. If 
they are divided by 2, the CPD would have to work at a 
rate of 48 MHz instead of 96 MHz. 
Indeed, the new architecture is an implementation of the 
above suggestions. Both the REFOSC and DSP inputs are 
divided by 2 before they enter the phase detector 
circuit that has the combined gate. The combination of 
the AND2 and OR2 gates is called the A012H; the boolean 
equation for the gate would be (CPUP*CPDN)+CCST. Refer 
to Figure 33. The simulated results of the new 
architecture can be seen in Figures 34 through 39. 
The signals shown in Figure 34 are the divided inputs, 
REFOSC and DSP, and the pump-up and pump-down signals, 
CPUP and CPDN. It demonstrates that the new architecture 
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New CPD Architecture 
Figure 33 
A close-up, in Figure 35, shows the phase error to be 
164 degrees. The undivided input signals at 96 MHz, 
Figure 36, have a phase difference of 311 degrees.· The 
divided and undivided signals are shown in Figure 37 
with a magnified view of the same in Figure 38. Dividing 
the signals decreases the maximum required operating 
frequency of the phase detector and also delivers a 
signal with a lower phase -error than the original 
signals. The divided signals in relation to ROUT are 
shown • • 1n Figure 39. The ROUT signal goes low soon 
enough to not interfere with the rising edge of the 
REFOSC signal. 
The same simulations were performed on the fast process 
file. The circuit performed successfully as expected. 
The divided signals and the pump-up and pump-down 
signals are shown in Figure 40. The ROUT signal is shown 
in Figure 41. It can be seen that ROUT falls to a logic 
O many nanoseconds before the next rising edge of 
REFOSC. 
The power consumption and the area of the new 
architecture circuit are greater than that of the 
original architecture. The power consumption rose from 
18.2 mW to 27.4 mW; a 50% increase. The area expanded 
from 272,800 to 420, ooo square microns which is. a 53% 
83 
. I 
increase. However, it will be seen, when compared to 
' 
using faster gates, that the increase~ are minimal and 
necessary to get a working circuit. 
One disadvantage of the new architecture is that only 1 
out of 2 REFOSC and DSP edges are pompared; therefore, 
the closed-loop gain of the PLL decreases. Any gain lost 
by dividing REFOSC and DSP must be regained by adjusting 
the gain of the Charge Pump. Increasing the gain of the. 
Charge Pump by a factor of 2 to compensate is possible. 
As a result, dividing the input signals to the CPD will 
· not pose a problem and the new architecture approach 
represents a viable solution. 
4.1.2 IMPROVEMENT VIA FASTER GATES 
The second approach to meeting the speed requirements of 
the system is to just make the original architecture 
work faster. Increasing the speed of a gate can be 
accomplished by increasing the current in the current 
sources, which means the power used by the gate • is 
increased. The first simulations of the original 
architecture used the 'H' gates; the nominal value of 
the current source, It, was 340 uA. The gate current was 
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The high powered gates were· not layed out and the 
simulations were performed without extracted parasitic 
capacitances: therefore, the actual results will not be 
a good as the simulated results. 
. -
The high speed CPD, in Figure 42, is the same as the 
original CPD except it uses higher power gates, labeled 
F5DS and A012S. In addition, - the original AND and OR 
gates have been combined into a single A012S gate. The 
gates are the same as the original gates except the 
value of the load resistors have been decreased and the 
current has been increased from 340 uA to 500 uA. 
Simulations using the slow process file showed that the 
circuit does not function at 96 MHz; however, it did 
operate correctly at 80 MHz. A plot of the signals at 80 
MHz are shown in Figures 43 and 44. It must be 
remembered that the parasitic capacitanc·es of the gate 
were not modeled; therefore, 80 MHz operation represents 
a theoretical maximum that will not be achievable in 
real life. Once more it can be seen, in Figure 44, that 
the ROUT signal goes low just in time to not interfere 
with the rising edge of REFOSC. The area of the CPD with 
the 500 uA gates is estimated to be 322, ooo square 
microns, 18% larger than the original circuit and 
consumes 31.9 mW. 
93 
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In an attempt tD boost the speed to 96 MHz, the current, 
It, in the gates was increased to 1 mA. Larger 
transistors weie used to handle the additional current. 
Simulations on the slow process file showed that the 
increase in carrent did not increase the speed. The 
circuit would not perform properly over 80 MHz even 
though the power consumption increased to 69 mW. The 
circuit probably did not get _faster due to the increased 
load due to larger transistors and the fact that the 
current was not the maximum fT current for the larger 
device. However, a trend was established. 
There is a limit to the speed that can be gained by 
increasing the ,power of a gate. The original CPD circuit 
operated at a :maximum frequency of 45. 5 MHz; refer to 
Table 9. Increasing the power of the gate did raise the 
maximum speed . to 80 MHz which is a 77% • increase; 
however, the, circuit could not meet the 96 MHz 
requirement. It may be possible that faster gates could 
be used in a different configuration to meet the speed 
•, 
requirement, but it is highly likely that it will use 
\ 
more power thaa, the new architecture already presented 
that uses ~ on!y standard gates. Therefore, the new 
architecture is chosen over the faster gates because it 
• 
meets the reqllirements without 
area and power.: 
95 







. . . . . . . . . . . . . . 
... . . . . . . . . . . . . . . . . . . . . 
. . . . . . . . . . 





. . . . . . . ... 
• •••••••• 





















. . . . . . . . . . . . . . . . . . . . . . . . . . . ·- ........................... -............ -.......................... . . 





. ............. . 
• • • • • • • • • I • • • • • • • • • • • • 
• 
. 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . ... . . . . . . . . . . . . . . . . . . . . . . . . . . . ... . . . . . . . . . . . . ·- ............. ............ . 
. 
• • • • • • • • • • • • • I • • • • • • • • • • • • • •. • • • • • • • 
. . . . . . . . . . . . . -.............. . 
. 
. . . . . . . . . . ... . . . . . . . . . . . . . , ............. '. 










. . . . . . . . . . . . . . . . . . . . . . . . . ... -........................... -· ............ ·- .......................... . 
. . . . . . . . . .... 
' . 
5 
. . . . . . . . . . .. 
. . .......... . 





File, 500 uA 
80 MHz 















. . . . . . . . . . . . . . . . . . . . 
. . . . . . . . . ..... 
..... 
. ........................ . 
. . . 
. . . . . . . . . . 
• • • • • • • • • • • • • I 
....... • ..... i ••••••••••• .. • .......... . 
......................................................... -............ -.......................... .  
. . . . . . . . . .... ' 
. . . . . . . . . . . . ... . . . . . ...... . . 
. ................. . 
. . . . . . . . . . . .. ... 
. .................................................................................... . l 
............. ' ............. • ................ . 
. ... . . . . . . . . . . . . ... . . . . . . . ..... 
. . . . . . . .. . . .. . . . . .. 
... . . . . . . . . . . . . ·- ... . ...... . 
. . . . . . . . . . . . . . . . . . . 
. ...................................................................... . 
\ . 
5 
. . . . . . . . . . .. 
. ,• . . . . . ...... . 



















(x 1 E-9) 
' 
5.0 CONCLUSION 
Analytic methods have been used to studied the DC 
characteristics of fully differential Emitter-Coupled 
., 
Logic (ECL) gates. Differential operation was chosen 
because of its inherent immunity to noise. The analysis 
resulted in equations that predict the DC noise margin 
of differential gates based on the magnitude of the 
logic voltage swing and maximum logic swing to avoid 
saturation. The results of the analysis were confirmed 
by computer simulation for a logic swing of 340 mV, 
which yielded a DC noise margin of approximately 115 mV. 
A family of ECL gates was then developed. The gates are 
fully differential and have 3 levels of logic. The 
family provides 19 different functions with a set of 53 
gates. All 19 functions are realized in gates that have 
a maximum operating frequency of 50 MHz over an ambient 
temperature range of o to 80 degrees Celsius and over 
all process corners. A subset of the functions were 
designed in gates that operate at 100 MHz under the same 
conditions. Computer simulations showed the best case 
power delay product of a 2-input AND gate to be 1.6 pJ. 
All of the gates have been laid out on a high 
performance, junction isolated, complementary Bipol.ar 
process known as CBIC-U. The simulations were performed 
98 
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on files that included the parasitic layout 
capacitances. The logic gates were developed • in 
conjunction with analog cells for use in a high-
perfozmance data separator for hard disk drives. A · 
computer analysis of a Coincidence Phase Detector shows 
that the logic gates can be used in the most critical 
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Appendix. 1 Data Sheets 
The data sheets for the • various gates are grouped by 
function. A description of each gate is given and the 
propagation delay for various fanouts. The fanout is the 
number of inputs that the output is driving. Parasitic 
capacitance of inter-gate connection is not considered; 
however, the inner-gate parasitic capacitances are 
included. 
The power for each gate is given in the data sheet. The 
measured power is that consumed only by the gate. The power 









FlA, FlAH, F2A, F2AH 
Positive-edge triggered D-FF 
Positive-edge triggered D-FF 
Negative-edge triggered D-FF 






All of the gates have an area of 305 um X 310 um. 
FlA, F2A: 
Propagation delay (ns) Power (mW) 
I Fanout I Max Nom Min - Max Nam Min 
1 3.5 2.2 1.3 4.7 3.5 2.9 
3 3.8 2.4 1.4 
5 4.1 2.8 1.6 
7 4.5 2.8 1.6 
FlAH, F2AH: 
Propagation delay (ns) Power (mW) 
I Fanout I Max Nam Min Max Nam • Min 
1 2.3 1.5 1.0 8.1 6.1 5.0 
3 2.5 1.7 1.0 
5 2.7 1.8 1.1 
7 2.9 1.9 1.2 
Setup and Hold times: 
Setup (ns) Hold (ns) 
Max Nom Min Max Nom • Min 
2.1 1.6 1.2 1.3 0.8 0.38 
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FlB, FlBH, F2B, F2BH, F5B, F6B 
Positive-edge D-FF with preset 
Positive-edge D-FF with preset 
Negative-edge D-FF with preset 
Negative-edge D-FF with preset 
Positive-edge D-FF with preset, D=O 
Negative-edge D-FF with preset, D=O 
All of the gates have an area of 305 um X 310 um. 







Propagation delay (ns) Power (mW) 
I Fanout I Max Nom Min Max Nam Min 
1 3.5 2.2 1.3 4.7 3.5 2.9 
3 3.8 2.4 1.4 
5 4.1 2.8 1.6 
7 4.5 2.8 1.6 
F1BH, F2BH: 
Propagation delay (ns) Power (mW) 
I Fanout I Max Nom Min Max Nam Min 
1 2.3 1.5 1.0 8.1 6.1 5.0 
3 2.5 1.7 1.0 
5 2.7 1.8 1.1 
7 2.9 1.9 1.2 
. 
110 
Setup and Hold times: 
• 
Setup (ns) ' Hold (ns) 
Max Norn Min Max Norn Min 
2.1 1.6 1.2 1.3 0.8 0.38 
The characteristics of the pulse required to preset or clear the 
FF has not been specified by a pulse width, but by the magnitude 
of the pulse peak. If the preset, clear or enable signal is 
driven by a gate from this family, a pulse of the stated 
magnitude will have the width needed to preset or clear the FF. 
The magnitude of the pulse needed to preset or clear the FF is: 
Preset or Clear 
Pulse Magnitude 
(mV) 
Max Nom Min 
237 197 185 
The time from asserting the preset, clear or enable signal to 
valid output is (Fanout= 3): 
' 
Preset or Clear 
to valid output 
(ns) 
·Max Nam • Min 
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DATA SHEET FOR: 
\ 
FlC, F2C 
FlC: Positive-edge D-fF with preset and clear 50 MHz 
F2C: Negative-edge D-FF with preset and clear 50 MHz 
All of the gates have an area of 335 um X 310 um. 
FlC, F2C: 
Propagation delay (ns) Power (mW) 
I Fanout I Max Nam Min Max Norn Min 
1 3.5 2.2 1.3 4.7 3.5 2.9 
3 3.8 2.4 1.4 
5 4.1 2.8 1.6 
7 4.5 2.8 1.6 
Setup and Hold times: 
Setup (ns) Hold (ns) 
Max Nam • Min Max Norn Min 
2.1 1.6 1.2 1.3 0.8 0.38 
i I 
The characteristics of the pulse required to preset or clear the 
FF has not been specified by a pulse width, but by the magnitude 
of the pulse peak. If th~ preset, clear or enable signal is 
driven by a gate from this family, a pulse of the stated 
magnitude will have the width needed to preset or clear the FF. 
The magnitude of the pulse needed to preset or clear the FF is: 
118 
' 
Preset or Clear 
Pulse Magnitude 
(mV) 
Max Nom Min 
237 197 185 
The time from asserting the preset, clear or enable signal to 
valid output is (Fanout= 3): 
Preset or Clear 
to valid output 
(ns) 
Max Norn Min 
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Positive-edge D-FF with clear 
Positive-edge D-FF with clear 
Negative-edge D-FF with clear 
Negative-edge D-FF with clear 
Positive-edge D-FF with clear, D=l 
Positive-edge D-FF with clear, D=l 
Negative-edge D-FF with clear, D=l 
All of the gates have an area of 305 um X 310 um. 








Propagation delay (ns) Power (mW) 
I Fanout I Max Nom Min Max Nam Min 
1 3.5 2.2 1.3 4.7 3.5 2.9 
3 3.8 2.4 1.4 
5 4.1 2.8 1.6 
7 4.5 2.8 1.6 
F1DH, F2DH, F5DH: 
Propagation delay (ns) Power (mW) 
I Fanout I Max Nom Min Max Norn Min 
1 2.3 1.5 1.0 8.1 6.1 5.0 
3 2.5 1.7 1.0 
5 2.7 1.8 1.1 
7 2.9 1.9 1.2 
122 
Setup and Hold times: 
Setup (ns) Hold (ns) 
Max Nom Min Max Nom Min 
2.1 1.6 1.2 1.3 0.8 0.38 
The characteristics of the pulse r~quired to preset or clear the 
FF has not been specified by a pulse width, but by the magnitude 
of the pulse peak. If the preset, clear or enable signal is 
driven by a gate from this family, a pulse of the stated 
magnitude will have the width needed to preset or clear the FF. 
The magnitude of the pulse needed-to preset or clear the FF is: 
Preset or Clear 
Pulse Magnitude 
(mV) 
Max Nam • Min 
237 197 185 
The time from asserting the preset, clear or enable signal to 
valid output is (Fanout= 3): 
Preset or Clear 
to valid output 
(ns) 
Max Nom • Min 
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Both of the gates have an area of 135 um X 310 um. 
MUX2: 
Propagation delay (ns) Power (mW) 
I Fanout I Max Nam Min Max Nom Min 
1 1.9 1.2 0.9 2.4 1.8 1.5 
3 2.2 1.4 0.9 
5 2.4 1.6 1.0 
7 2.8 1.7 1.1 
MUX2H: 
Propagation delay (ns) Power (mW) 
Max Nam I Min I Fanout I Max 
====t=====~==::::I 
Norn Min 
1 1.4 1.0 0.7 4.0 3.0 2.4 
3 1.6 1.0 0.8 
·--~ 5 1. 8 1.2 0.9 
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DATA SHEET FOR: DELl, DELlXY, DELlL, DELlLXY, INVl, INVlXY 
DELl: Non-inverting buffer 
DELlXY: Non-inverting buffer, X&Y levels only 
DELlL: Non-inverting buffer, low current 
DELlLXY: Non-inverting buffer, X&Y levels only 
INVl: Inverter 
INVlXY: Inverter, X&Y levels only 
Area for DELl, DELlL, INVl: 120 um X 310 um 
Area for DELlXY, DELlLXY, INVlXY: 105 um X 310 um 








for 1 gate (ns) 
Propagation delay for 
3 gates in series (ns) 
Max Nom • Min 
1.4 0.9 0.6 
Maximum Power: 2.6 mW 
DELlL, DELlLXY (fanout= 1): 
Propagation delay 
for 1 gate (ns) 
Max Nom • Min 
1.6 1.0 0.6 
Maximum Power: 1.6 mW 
152 
Max Nom Min 
5.4 3.5 2.3 
Propagation delay for 
3 gates in series (ns) 
Max Norn Min 
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All of the gates have an area of 135 um X 310 um. 
XOR2, XNOR2: 
Propagation delay (ns) 
.\ Power (mW) 
I Fanout I Max Nom • Min Max Nom Min 
1 2.4 1.6 1.0 2.4 1.8 1.5 
3 2.7 1.7 1.1 
5 3.0 1.9 1.2 
7 3.3 2.1 1.3 
XOR2H, XNOR2H: 
· Propagation delay (ns) Power (mW) 
I Fanout I Max Nom • Min Max Nom Min 
1 1.7 1.1 0.8 3.9 2.9 2.4 
3 1.9 1.3 0.9 
5 2.1 1.4 0.9 
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17.X 11 •-
-DATA SHEET FOR: REFO, REFl 
The REFO and REFl circuits provide logic o and logic 1 DC 
voltage levels. They are used in the following manner: if 
the signals IX and IXN represent a differential input 
signal, a logic 1 is applied by attaching the X level output 
of REFl to IX and the X level output of REFO to IXN. The 
REFO circuit supplies the low level and REFl the high level 
of a differential voltage. 
REFO: 
REFl: 
Low level of differential voltage 
High level of differential voltage 
All of the gates have an area of 60 um X 310 um. 
REFO, REFl: 
Power (mW) 
Max Nom • Min 


















































nus IS A SCHEMA GBNERA1'FD DRAWING. DWG 
ANY CHANOBS MUST BB MADB wrrHINTIIBFU.BS. SIZB 
nm DATA SBT ID NUMBER JS AND IS 
LOC.A'l'PD AT RBf\DING, ARanvED ON R52. 2S 
' ... , ... ,,,,._.,,._:· ' 
OOR OIL 
DRWN MDA 
lAugust 18, 1989 ISSUE 








'f .:,;·--.:•1>v1,:.·-•'"_.· '-' ,. ··,. '·' "i' ,, · ·' ·-
~· -- ---- ·~








,, DIWN MDA 
<> ' August 18, 1989 ISSUE 
-· 
GND • 
RUii: .. .. ,/ 

















VIT ~ 2o ~ . , 
VSM 






.. VB ...- ' NUI l 1BT1 
Ii ~ REFERENCE 82N 
LEVEL '1' 
GND CIRCUIT RUii: "' -
--R=lK l<e > R2 • w:11 .. - (REFl.1) > 




THIS i., A samMA GBNBRA'l'PD DRAWING. DIU 
ANY a1ANGP.S MUST BB MADB Wll'HINTHB FU.BS. SJZB 
111B DATA SB'f ID NUMBBR.IS .\NDIS 
LOCA'l'PD AT READING, ARanvBD ON RS2. 2S 166 SHBEI' 
' .. 
17X 11 A 
" 
Appendix 2 Bipolar Transistor Models 
The models of the NPN bipolar transistors used in the logic 
gates ~re included in this appendix for completeness. The 
variable names are not explained. 
** 
** I!M MDEL 
** 
* ONE 1.5 BY 5 MICRON S'IRIPES (ONE BASE S'IRIPE) 
* emitter between the collector am the base 
.M:>DEL NUlllBI'l NEB (RBX = 2.602E+o2 RBI= 6.792E+02 RCX = 3.925E+Ol 
+ RE = 8.400E+OO RC!= 6.658E+02 RBIP= 2.446E+02 IS = 6.313E-18 
+ Il = 5.883E-20 I2 = l.667E-16 NE =. 1.700E+OO IK = 1.00SE-03 
+ VB)= 2.780E+OO 1i0 = 2.900E-11 CJE = 3.017E-14 PE = 11.0SE-Ol 
+ ME = 4.950E-Ol BE = l.OOOE-01 I3 = 6.250E-19 I4 = 2.685E-21 
.? 
+ NC = 1.700E+OO !KR= l.667E+05 VAD = 2.050E+Ol TRO = 3.240E-10 
+ ere= 4.692E-15 PC = 6.150E-Ol MC = 3.350E-Ol BC = l.OOOE-01 
+ FA = 1.206E+OO DFA = 8.000E-02 'IO = 2.500E+Ol ~ 0. 
+ AICl= 2.000E+OO AIC2= O. AUIC= 7.500E-Ol VBDE= O. 
+ AIEl= 2.000E+OO AIE2= 0. AUI'E= 7.500E-Ol KFN = 0. 
+ AFN = l.OOOE+OO BFN = l.OOOE+OO NID = 1.040E-11 QCD = l.860E-13 
+ VJCD= 4.600E+OO IlP = 4.093E~19 I2P = 3.275E-20 NEP = 1.283E+OO 
+ IKP = 4.614E-05 CJEP== 5.484E-14 ISP= 2.358E-17 I3P = 3.275E-17 
+ CJCP= 2.893E-13 PS = 5.000E-01 MS = 3.lSOE-01 BS = l.OOOE-01 
+ TRCI= 2.000E+OO 'IVCD= 1.680E+OO) 
* 
** 
** HIGH K>Df:1, 
** 
* ONE 1.5 BY 5 MICRON S'IRIPES (ONE BASE SIRIPE) : 
* emitter between the collector am the base 
.MJDEL NU111BI11 NEB (RBX = 1.255E+02 RBI= 3.144E+03 RCX = 2.732E+Ol 
+ RE = 8.400E+OO RC!= 3.047E+02 RBIP= 2.446E+02 IS = 5.650E-17 
+ Il = l.078E-19 !2 = 1.667E-16 NE = 1.700E+OO IK = 1.000E-03 
+ VB)= 1.000E+OO TFO = 2.JOOE-11 CJE = 1.483E-14 PE = 11.0SE-Ol 
+ ME = 4.950E-Ol BE = l.OOOE-01 I3 = 6.250E-19 !4 = 2.685E-21 
+ NC = 1.653E+OO !KR = l.667E+05 VAD = . 6.SOOE+OO TRO = 3.240E-10 
+ CJC = 3.308E-15 PC = 6.150E-Ol MC = 3.350E-Ol BC = 1.000E-01 
+ FA = 1.206E+OO DFA = 8.000E-02 TO = 2.500E+Ol ~ 0. 
+ AICl= 2.000E+OO ATC2= 0. AUIC= 7.500E-Ol VBDE= 0. 
+ AIEl= 2.000E+OO ATE2= 0. AUI'E= 7 .SOOE-01 KFN = O. 
+ AFN = l.OOOE+OO BFN = 1.000E+OO NID = 2.500E-11 QCD = 4.149E-14 
+ VJCD= 2.340E+OO IlP = 4.093E-19 I2P = 3.275E-20 NEP = 1.653E+OO 
+ !KP= 4.585E-05 CJEP== 3.813E-14 ISP= 2.358E-17 IJP = 3.275E-17 
+ CJCP= 2.336E-13 PS = 5.000E-01 MS = 3.lSOE-01 BS = l.OOOE-01 
+ TRCI= 2.000E+OO 'IVCD= l.680E+OO) 
* 
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** 
** N<>1INAL MXlEL 
** 
* ONE 1.5 BY 5 MI~ SIRIPE'S (ONE BASE smIPE) · 
* emitter between the collector am the tese 
.l<>DEL NUlll.Brl Nf:B (RBX = 2.046E+02 RBI = 1.678E+o3 RCK = 3.328E+Ol 
+ RE = 8.400E+o0 RCI = 4.796E+02 RBIP= 2.446E+02 IS = 1.900E-17 
+ Il = 7 .167E-20 !2 = l.667E-16 NE = - 1. 700E+OO IK = l.OOSE-03 
+ VB)= 1.600E+o0 TEO= 2.SOOE-11 CJE = 2.000E-14 PE = 11.0SE-Ol 
+ ME = 4.9SOE-01 BE = l.OOOE-01 I3 = 6.2SOE-19 !4 = 2.68SE-21 
+ NC = 1.700E+o0 !KR= 1.667E+OS VAD = 1.430E+Ol '!RO= 3.240E-10 
+ CJC = 3.978E-15 Fe = 6.lSOE-01 MC = 3.JSOE-01 BC = 1.000E-01 
+ FA = 1. 206E+OO DFA = 8. OOOE-02 'ID = - 2. SOOE+ol VB1X}= 0. 
+ AICl= 2.000E+oO ATC2= 0. ADro= - 7 .SOOE-01 VBDE= 0. 
+ AIEl= 2.000E+oO AIE2= O. AilI'E= 7.SOOE-01 KFN = O. 
+ AFN = 1.000E+oO BFN = 1.000E+OO NID = l.S13E-11 QCX) = 1.073E-13 
+ VJCO= 3.320E+OO IlP = 4.093E-19 I2P = 3.275E-20 NEP = 1.283E+OO 
+ IKP = 4.614E-05 CJEP= 4.647E-14 ISP= 2.358E-17 I3P = 3.275E-17 
+ CJCP= 2.586E-13 PS = 5.000E-01 MS = 3.lSOE-01 BS = 1.000E-01 
+ TRCI= 2.000E+OO 'IVCO= 1.680E+o0) 
+ ATCl= 2.000E+oO AIC2.= 0. ADro= 
+ AlEl= 2.000E+oO AIE2= 0. AilI'E= 
+ AFN = 1.000E+OO BFN = 1.000E+oO NID = 
+ VJCO= 3.320E+o0 IlP = 1.627E-18 I2P = 
+ IKP = 1.834E-04 CJEP= 1.803E-13 ISP= 
+ CJCP= 4.120E-13 PS = 5.000E-01 MaS = 
+ TRCI= 2.000E+OO 'IVCO= l.680E+OO) 
* 
7.SOOE-01 VBDE= 
7.SOOE-01 KFN = 
1.513E-11 QCX) = 
l.302E-19 NEP = 
9.374E-17 I3P = 







The different process files are made by using combinations of the 
low, nom and high models for the transistors and the resistors. 
The resistor model is called RUlK which stands for a resistor 
made of 1 Kohms/square material. Since the bandgap reference 
circuit provides current to the gates at it uses the RUSO· 
resistor, it's variations are also 
combinations are listed below: 
CO: NPN - nom 
RUlK - nom 
RUSO - nom 
Cl: NPN - low 
RUlK - high 
RUSO - high 
168 
• shown. The various 
C2: NPN - high 
RUlK - low 
RUSO - low 
C3: NPN - low 
RUlK - high 
RUSO - high 
C6: . NPN - low 
RUlK - low 
RUSO - high 
C4 : NPN - high 
RUlK - high 
RUSO - high 
169 
C5: NPN - low 
RUlK - high 




Appendix 3 Extracted Circuit Example 
* 
The parasitic capacitance due to metal lines play an 
important part in the performance of high speed circuits. 
All of the gates were layed out in the target process. A 
computer program was used to extract the value of all of the 
parasitic capacitors caused by metal lines. The simulations 
were performed using the extracted circuit file. 
An example is shown here of the information that is included 
in the extracted file. The capacitors models have the 
following meanings: 
BOTSUB - Bottom metal to substrate capacitance 
TOPSUB - Top metal to substrate capacitance 
TOPBOT - Top to bottom metal capacitance 
.subckt am2 (ix • • • vb ozn) l.XIl iy iyn ox oxn oy oyn oz 
* 
.glob31 grd vsp vsn-
* 
* bl 6 • 5 nulllbtl lX vsn 
b2 7 • 5 nulllbtl l.XIl vsn 
b3 5 • 4 nulllbtl iy vsn 
b4 7 • 4 nulllbtl iyn vsn 
b5 4 vb 1 vsn nulllbtl 2 
" b6 ozn vb 2 vsn nulllbtl 
b7 oz vb 3 vsn nulllbtl 
b8 grd 6 oxn vsn nulllbtl 
b9 oxn oxn oyn vsn nulllbtl 
blO oyn oyn ozn vsn nulllbtl 
bll grd 7 ox vsn nulllbtl 
bl2 ox ox ay vsn nulllbtl 
b13 oy oy oz vsn nulllbtl 
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xrl 6 gm gm IUlk {r=l.003k,w-8} 
xr2 gm 7 gm IUlk {r=l.003k,w-8} 
., xr3 vsn 1 gm IUlk~ {r=l.003k,w-8} 
xr4 2 vsn gm IUlk {r=l.OOJk,w 8} 
xr5 3 gm IUlk {r=l.OOJk,w-8} 
* 
* 
cx:::1 oz vsn botsub (2.823e-14 O.OOOe+OO O.OOOe+OO) 
cx:::2 ay vsn botsub (4.256e-14 O.OOOe+OO O.OOOe+OO) 
cx:3 ox vsn botsub (5.llle-14 O.OOOelOO O.OOOe+OO) 
~ 7 vsn botsub (3.804e-14 O.OOOe+OO O.OOOelOO) 
cx:5 1 vsn botsub (1.649e-14 O.OOOe+OO O.OOOelOO) 
a::6 • botsub (2.459e-14 O.OOOelOO O.OOOelOO) lXll vsn 
cx:::7 6 vsn botsub (3.234~14 O.OOOelOO O.OOOe+OO) 
cx:::8 3 vsn botsub (1.474e-14 O.OOOe+OO O.OOOe+OO) 
cc9 ozn vsn botsub (2.58~e-14 O.OOOelOO O.OOOe+OO) 
cclO 4 vsn botsub (3.619e-14 O.OOOelOO O.OOOe+OO) 
cx:::11 oyn vsn botsub (4.050e-14 O.OOOelOO O.OOOe+OO) 
cx:::12 oxn vsn botsub (4.798e-14 O.OOOelOO O.OOOelOO) 
cx:::13 5 vsn botsub (2.627e-14 O.OOOe+OO O.OOOelOO) 
CX:::14 vb vsn botsub (2.217e-14 O.OOOelOO O.OOOelOO) 
cc15 • botsub (1.837e-14 O.OOOelOO O.OOOelOO) 1yn vsn 
cc16 • botsub (2.334e-14 O.OOOelOO O.OOOe+OO) lX vsn 
cc17 vb vsn botsub (7.228e-15 O.OOOe+OO O.OOOe+OO) 
cx:::18 2 vsn botsub (l.335e 14 O.OOOelOO O.OOOe+OO) 
cc19 • botsub (2.227e-14 O.OOOelOO O.OOOelOO) 1y vsn 
cxi20 1 vsn topsub (1.579e-14 O.OOOe+OO O.OOOelOO) 
m21 • lXll vsn topsub (2.169e-14 O.OOOe+OO O.OOOe+OO) 
m22 6 vsn topsub (1.322e-14 O.OOOe+OO O.OOOelOO) 
m2J oxn vsn topsub (8.400e-15 O.OOOe+OO O.OOOe+OO) 
oi24 • topsub (1.195e-14 O.OOOe+OO O.OOOelOO) 1yn vsn 
cxi25 • topsub (1.527e-14 O.OOOelOO O.OOOclOO) lX vsn 
ce26 gm ox topbot (1.0lle-14 O.OOOelOO O.OOOelOO) 
c.e27 vsn oz topbot (4.130c 15 O.OOOelOO O.OOOe+OO) 
c.e28 vsn oy topbot (4.130e 15 O.OOOe+OO O.OOOelOO) 
ce29 gm 7 topbot (3.072e-15 O.OOOotOO O.OOOelOO) 
ce30 vsn ox topbot (4.130e 15 O.OOOe+OO O.OOOe+OO) 
ce31 • 7 topbot (1.652e-15 O.OOOe+OO 0.0000100) lXll 
ce32 vsn 1 topbot (6.llOe-15 O.OOOe+OO 0.0000100) 
ce33 gm 6 topbot (6.208e-15 O.OOOelOO O.OOOelOO) 
ce34 6 7 topbot (8.260e 16 0.0000100 O.OOOclOO) 
ce35 • topbot (4.130o·15 O.OOOelOO O.OOOelOO) vsn lXll 
ce36 • 6 topbot (8. 260e·· 16 0. OOOel 00 0. OOOel 00) lXll 
ce37 vsn 3 topbot (1.084e-15 O.OOOelOO O.OOOe+OO) 
ce38 gm oxn topbot {l.028e-14 O.OOOelOO O.OOOelOO) 
ce39 vsn ozn topbot (4.130e-15 O.OOOelOO O.OOOelOO) 
ce40 vsn 4 topbot (4.303e-15 O.OOOelOO O.OOOelOO) 
ce41 vsn oyn topbot (4.1300-15 O.OOOelOO O.OOOe:100) 
ce42 vsn oxn topbot (4.lJOe-15 O.OOOelOO O.OOOelOO) 
ce43 6 5 topbot (8.260e 16 O.OOOelOO O.OOOelOO) 
c.e44 1 • topbot (8.260c 16 O.OOOelOO O.OOOelOO) 1yn 
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ce45 vsn vb tqtot (4.1Joe-is o.oooe+oo o.000e-t-00) 
ce46 • tqbJt (4.1Joe 1s o.oooe+oo o.000e-t-0~) vsn iyn 
ce47 1 • tqiJot (S.26oe 16 o.oooe+oo o.000e-t-00) lX 
ce48 • 1:opx)t (4.13Qe 15 O.OOOelOO O.OOOelOO) vsn lX 
ce49 vsn vb tqmt (4.633e-15 o.oooe+oo o.000e1op) 
ce50 vsn 2 1:opx)t (l.162e-15 o.oooe+oo O.OOOelOO) 
ce51 • 1:opx)t (4.13Qe 15 o.oooe+oo O.OOOelOO) vsnf' iy 
ce52 • 4 1:opx)t (8.26Qe 16 O.OOOelOO O.OOOe-1-00) iyn 
ce53 oxn vb 1:opx)t (8.260e 16 O.OOOelOO O.OOOe-1-00) 
ce54 • 4 1:opx)t (8.26Qe 16 O.OOOelOO O.OOOelOO) 1X 
ce55 • • 1:opx)t (8.260e 16 o.oooe+oo O.OOOelOO) 1X iy 
)• * ,, 
:• f. . 
• l.nl.S 
., 
* 
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